

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 701 277 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
13.03.1996 Bulletin 1996/11

(51) Int. Cl.⁶: H01L 21/768, H01L 21/316

(21) Application number: 95108196.7

(22) Date of filing: 29.05.1995

(84) Designated Contracting States:
DE FR GB IT NL

(72) Inventor: Jeng, Shin-Puu
Plano, TX 75075 (US)

(30) Priority: 27.05.1994 US 250137
23.05.1995 US 448069

(74) Representative: Schwepfinger, Karl-Heinz, Dipl.-
Ing.

(71) Applicant: TEXAS INSTRUMENTS
INCORPORATED
Dallas Texas 75265 (US)

Prinz & Partner,
Manzingerweg 7
D-81241 München (DE)

(54) Interconnection method using a porous insulator for line to line capacitance reduction

(57) An interconnect structure and method is described herein. First, interconnect lines 14a-d are formed on a semiconductor body 10. Then, a dielectric layer 20 is coated over the semiconductor body and the interconnect lines 14a-d to a thickness sufficient to more than fill the gaps between adjacent interconnect lines. The dielectric layer 20 is baked and then cured at a elevated temperature greater than the baking temperature. By using baking, then curing, the dielectric layer 20 inside the gaps has a lower density than that above interconnect lines and that in open fields. The removal of dielectric layer from the top of the interconnect lines by etchback is optional. Finally, a layer of silicon dioxide 12

is deposited over the interconnect lines 14a-d and the dielectric layer 20. In one embodiment, contact vias 11 are then etched through the silicon dioxide 12 and dielectric layer 20 to the interconnect lines 14a-c. Preferably, the dielectric material is spun on. One advantage of the invention is providing a metallization scheme that reduces line-to-line capacitance. A further advantage of the invention is providing a metallization scheme that reduces crosstalk and power dissipation. A further advantage of the invention is providing a dielectric layer between interconnect lines having a lower density and a lower dielectric constant than dense silicon dioxide.




FIG. 2

Description

This application is a continuation-in-part of co-pending application Serial Number 08/250,137, filed on 05/27/94, entitled "Selective Formation of Low-Density, Low-Dielectric-Constant Insulators In Narrow Gaps for Line-to-Line Capacitance Reduction."

CROSS-REFERENCE TO RELATED APPLICATIONS

The following coassigned patent applications are hereby incorporated herein by reference:

Serial No.	Filing Date	TI Case No.
08/247,195	05/20/94	TI-18941
08/246,432	05/20/94	TI-19072

The following coassigned patent applications filed concurrently herewith the patent application for the present invention, are also incorporated herein by reference:

TI Case No.	Inventor	Title
TI-19179	Gnade, et al.	Low Dielectric Constant Layers via Immiscible Sol-Gel Processing
TI-19305	Havemann, et al.	Multilevel Interconnect Structure with Air Gaps Formed Between Metal Leads

FIELD OF THE INVENTION

This invention relates to semiconductor processing and more specifically to reducing line-to-line capacitance in semiconductor devices.

BACKGROUND OF THE INVENTION

Semiconductors are widely used in integrated circuits for electronic applications, including high speed computers and wireless communications. Such integrated circuits typically use multiple transistors fabricated in single crystal silicon. Many integrated circuits now contain multiple levels of metallization for interconnections. A single semiconductor microchip may have thousands, and even millions of transistors. Logically, a single microchip may also have millions of lines interconnecting the transistors. As device geometries shrink and functional density increases, it becomes imperative to reduce the capacitance between the lines. Line-to-line capacitance can build up to a point where a delay time and crosstalk may hinder device performance. Reducing the capacitance within these multi-level metallization systems will reduce the RC constant, crosstalk voltage, and power dissipation between the lines. The material typically used to isolate metal lines from each other is silicon dioxide. Silicon dioxide is a thermally and chemically stable material. Conventional oxide etches are also available for high-aspect-ratio contacts and vias.

However, the dielectric constant of dense silicon oxide grown by thermal oxidation or chemical vapor deposition is on the order of 3.9. The dielectric constant is based on a scale where 1.0 represents the dielectric constant of a vacuum. As used herein, the term "low dielectric" will refer to a material with a dielectric constant less than 3.7.

Recently, attempts have been made to use low-density materials, such as aerogel, having a lower dielectric constant to replace dense silicon oxide. The dielectric constant of a porous silicon dioxide, such as aerogel, can be as low as 1.2. This lower dielectric constant results in a reduction in the RC delay time. However, the traditional method of making aerogel requires a supercritical drying step, which increases the cost and the degree of complexity for semiconductor manufacturing.

SUMMARY OF THE INVENTION

The present invention is a novel method of selectively forming a low-density, low-dielectric constant insulator between metal lines, which reduces the line-to-line capacitance. In addition, the present invention does not require a supercritical drying step, and can be easily adopted to any standard production process.

An interconnect structure and method is described herein. First, a plurality of interconnect lines are formed on a semiconductor body. Then, a dielectric material layer is coated over the semiconductor body and the plurality of interconnect lines to a thickness sufficient to more than fill the gaps between adjacent interconnect lines. The low dielectric material is baked and then cured at an elevated temperature above the baking temperature. By using baking, then curing, the dielectric material inside the gaps has a lower density than that above interconnect lines and that in open fields. The removal of low dielectric material from the top of the interconnect lines by etchback is optional. Finally, a layer of silicon dioxide is deposited over the interconnect lines and the low dielectric material.

The density difference between the gaps and the open fields can be further increased by a leaching etch, which etches the more porous material in the gaps faster than the less porous material in the open fields.

In one embodiment, contact vias are then etched through the silicon dioxide and low dielectric material layer to the plurality of interconnect lines. Preferably, the low dielectric material is a spin-on dielectric material.

One advantage of the invention is providing a metallization scheme that reduces line-to-line capacitance.

A further advantage of the invention is providing a metallization scheme that reduces crosstalk and power dissipation.

A further advantage of the invention is providing a dielectric layer between interconnect lines having a lower dielectric constant than dense silicon dioxide.

BRIEF DESCRIPTION OF THE DRAWINGS

This invention can be best understood by reference to the following drawing(s), in which:

FIG. 1 is a block diagram of a multilevel interconnect devices;

FIG. 2 is a vertical cross sectional view of an interconnect structure according to the invention;

FIGS. 3-4 are vertical cross-sectional diagrams showing sequential stages of fabrication of the structure of FIG. 2;

FIG. 5 is a depiction of the molecular structure of silsesquioxane, $H_8Si_8H_{12}$;

FIG. 6 is a Fourier Transformation Infra-Red (FTIR) spectroscopy of hydrogen silsesquioxanes (HSQ) as a function of cure temperature;

FIGS. 7-8 are vertical cross-sectional diagrams showing sequential stages of fabrication of the structure of FIG. 2;

FIG. 9 is a graph of the thickness and porosity of condensed HSQ on a flat silicon wafer as functions of cure temperature;

FIG. 10 is a graph of Metal Oxide Semiconductor Capacitance (MOSCAP) and line-to-line dielectric constant of HSQ as function of cure temperature;

FIGS. 11-12 are vertical cross-sectional diagrams showing sequential stages of fabrication of the structure of FIG. 2;

FIGS. 13-14 are micrographs of a cross-sections of a semiconductor device;

FIG. 15 is a polar plot of the reflection coefficient (Smith chart) from a comb structure;

FIG. 16 is a graph depicting extracted admittance (after de-embedding of pads) as a function of frequency;

FIG. 17 is a representation of the chemical structure of Hydrogen Silsequioxane; and

FIG. 18 is a representation of one possible chemical bond situation of Hydrogen Silsequioxane.

Corresponding numerals and symbols in the different figures refer to corresponding parts unless otherwise indicated.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Figure 1 illustrates a vertical sectional view through a device having a ground plane 5 disposed substantially parallel to metal interconnect lines 1, 2, 3, and 4. Electrical signals carried by these interconnect lines 1, 2, 3, and 4 each are affected by the RC time constant of that particular line. In the case of line 1, the capacitance element of the RC time constant is broken into four components. The first capacitance component is capacitance C_{12} which is the line-to-line capacitance between line 1 and line 2. The second component is C_{13} which is the interlayer capacitance between line 1 and the line below it, line 3. The third component is C_{14} which is the interlayer layer capacitance between line 1 and the line diagonally below line 1, line 4. The fourth component is C_{15} , which is the line to ground capacitance between line 1 and ground 5. C_{11} is defined as the total capacitance. The metal width of each of lines 1-4 is about 0.36 μm . The line-to-line spacing is also about 0.36 μm . The height of metal lines 1-4 is about 0.6 μm . The oxide thickness between metal lines is about 0.7 μm . Capacitance simulation was completed on the structure of Figure 1 and the results are

shown in Tables 1 and 2.

V1	1.0000000E + 00
V2	0.0000000E + 00
V3	0.0000000E + 00
V4	0.0000000E + 00
V5	0.0000000E + 00

Table 1 - Solution for bias

Norm XR	P-iter 1	c-iter	v-error 0.0000E+00	n-error	p-error
Electrode #	Voltage (Volts)	Flux (Coul/mic.)	I(Electron) (A/micron)	I(Hole) (A/micron)	I(Total) (A/micron)
C ₁₁	1.0000E+00	1.0842E-16	0.0000E+00	0.0000E+00	0.0000E+00
C ₁₂	0.0000E+00	-9.1582E-17	0.0000E+00	0.0000E+00	0.0000E+00
C ₁₃	0.0000E+00	-1.0418E-17	0.0000E+00	0.0000E+00	0.0000E+00
C ₁₄	0.0000E+00	-6.4178E-18	0.0000E+00	0.0000E+00	0.0000E+00
C ₁₅	0.0000E+00	-5.5909E-21	0.0000E+00	0.0000E+00	0.0000E+00

Table 2 - Previous Solution Used as Initial Guess

As can be seen from the c-iter column of Table 2, the line-to-line capacitance accounts for 85% of the total capacitance in the above example. Of course the percent will vary depending on the line-to-line spacing. As the spacing decreases, the percentage of total capacitance increases. Accordingly, reducing the line-to-line capacitance of closely spaced interconnect lines will have a significant effect on the total RC delay time of a given interconnect line. Although, the invention will be described in conjunction with a multi-level metallization process, it will be apparent to those skilled in the art that the number of metallization levels may vary and that the invention is equally applicable to single level metal devices.

Figure 2 shows an interconnect level on a semiconductor body 10, according to the invention. The semiconductor body 10 may contain transistors, diodes, and other semiconductor elements (not shown) as are well known in the art. Semiconductor body 10 may also contain other metal interconnect layers. Insulator layer 12 is formed on the surface of semiconductor body 10 to isolate the structures of semiconductor body 10 from interconnect lines 14a-d. Insulator layer 12 may be comprised of an oxide such as silicon dioxide. Contacts, such as contact 11, extend through insulator 12 to connect interconnect lines 14a-c to semiconductor body 10. Interconnect lines 14a-d may be made of electrically conducting material such as aluminum or titanium-nitride/aluminum/titanium-nitride multilayers although other conductive material may also be employed. Interconnect lines 14a-c are closely spaced (e.g., less than 0.5 micron), but interconnect lines 14c and 14d have a much wider spacing (e.g., > 2.0 micron) between them. Layer 20 comprises low-density, low-dielectric constant material and isolates interconnect lines 14a-c from each other. Low-density, low-dielectric-constant layer 20 may be comprised of porous silicon dioxide, porous siloxane, porous silsesquioxane or other porous, low-density material having a dielectric constant of less than 3.7. Porous silicon dioxide is used in the preferred embodiment.

The low dielectric constant material of layer 20 is placed in areas of the device that have the maximum impact on capacitance. Because the line-to-line capacitance on closely spaced interconnect lines is the most significant contributor to the total capacitance, low-density and low-dielectric-constant material such as porous silicon dioxide is placed between interconnect lines 14a-c. Dense silicon oxide 18 is used elsewhere (e.g., between interconnect lines 14c and 14d) and to isolate interconnect 14 a-d from subsequent formed elements such as additional interconnect layers (not shown). Contact vias, such as those illustrated at 24 extend through silicon dioxide layer 18 to provide interconnect at desired locations with interconnect lines 14a-d.

There are several advantages to having a porous silicon dioxide in between interconnect lines. First, because the low dielectric constant material 20 has a dielectric constant lower than dense silicon dioxide, the line-to-line capacitance is reduced. Second, conventional oxide etches are available for high-aspect-ratio contacts and vias. Third, the surrounding dense silicon dioxide provides a barrier against mechanical instability of porous material. Fourth, the surface of silicon dioxide is planarized for lithographic patterning. Fifth, because the interfacial force between the porous material and the sidewalls of the interconnect lines stabilizes the porous structure. In addition, the porous material in between the interconnect lines is structurally stable up to a temperature as high as 700° C. The high thermal stability not only allows the use of porous material for interlayer dielectric (ILD) application, but also for poly-metal dielectric (PMD) application.

Figure 3 shows a semiconductor body 10 after the formation of transistors and other device elements (not shown). One or more interconnect layers may have also been formed in semiconductor body 10. Insulator layer 12 and contact 11 are formed on the surface of semiconductor body 10.

Referring to Figure 4, a metal layer is deposited and etched to form interconnect lines 14a-d. For simplicity, Figure 4 shows only the four interconnect lines 14 a-d. However, it will be apparent to those skilled in the art that many other interconnect lines as well as other geometries may also form the interconnect lines. Interconnect lines 14a-d have a vertical thickness on the order of 0.5 - 2.0 micron and a horizontal thickness which varies by design, but will typically be in the range of 0.25 to 1 micron. After the formation of interconnect lines 14a-d, a thin layer of silicon dioxide (not shown) may optionally be deposited over the surface of the structure. However, since this layer of silicon dioxide is optional, it will not be shown in the drawings.

Still referring to Figure 4, a layer of dielectric material 20 is deposited over the surface of the structure to a thickness on the order of 0.2 - 5.0 micron. Layer 20 is deposited to a thickness sufficient to fill the areas between interconnect lines 14 a-c. Layer 20 may be comprised of spin-on colloid suspension materials such as polysilsequioxane, siloxane, or silicate.

In addition, layer 20 may be comprised of vapor deposited gel-like materials, such as highly hydrolyzed silicon dioxide. Even though, Dow Corning™ Polysilsequioxane Flowable Oxide® (hereinafter referred to as "flowable oxide") is used in the preferred embodiment, other hydrogen silsesquioxanes (HSQ) could be used. HSQs have a general formula $(\text{HSiO}_{1.5})_{2n}$, where $n=3$ to 8. The nomenclature of silsesquioxane indicates that each silicon atom is connected to 1.5 oxygen atoms. The molecular structure of polyhedral silsesquioxane, $\text{H}_8\text{Si}_8\text{O}_{12}$ is shown in figure 5.

The FTIR spectra graph of HSQ are shown in Figure 6. The graph depicts how different cure temperatures relate to the infrared absorbance (a.u.) and the wavenumbers (cm^{-1}). The changes in both Si-H and Si-O infrared absorption peaks suggest that HSQ molecules reconfigure themselves as cure temperature increases. X-ray diffraction indicates formation of an amorphous films at all temperatures investigated. HSQ exhibits excellent gapfill and planarization capability, partially because the starting material has a relatively low glass transition temperature (~250 degrees Celsius).

Now referring to Figure 7, the structure from Figure 4 is baked after deposition. Typical baking temperature is between 150° C and 300° C. Baking removes residual solvent from the dielectric material layer 20, and causes crosslinking between initially suspended particles. Additionally, pores are created in network because of the evaporation of solvent.

In Figure 8, the structure is cured at a temperature higher than the initial bake temperature. For interlayer dielectric application, typical curing temperature is between 300° C and 500° C. For poly-metal dielectric application, higher curing temperature (e.g., > 500° C) may be needed. Curing densifies dielectric material 20 between interconnect lines 14c-d, and in open field areas. However, the material between lines 14a-c is not densified, remains to be porous. This is probably because the interaction between the network and the sidewalls of interconnect lines prevents densification. Since porous silicon dioxide tends to absorb moisture, the material may require a cap of moisture resistant material (e.g. plasma oxide).

Porosity develops during crosslinking of HSQ. Figure 9 shows the measured thickness and porosity of condensed films on flat Si wafers as a function of cure temperature. Both thickness and porosity decreased with increasing cure temperature due to densification. The porosity was ~19% for films cured below 400 degrees Celsius, and decreased to ~13% for the film cured 450 degrees Celsius.

The corresponding dielectric constants measured by the MOSCAP method are shown in Figure 10. (The values are referenced to thermal oxide ($k=3.96$). Line-to-line capacitance measurements were carried out using a 0.50/0.50 μm width/spacing comb structure.) When cure temperature decreased from 450 degrees Celsius to 300 degrees Celsius, the dielectric constant reduced from ~3.5 to ~2.7, indicating that the pores inside HSQ film lowered the effective dielectric constant. The line-to-line capacitance was carefully measured using comb structures, and the extracted dielectric constants are also shown in Figure 10. Similar to the MOSCAP data, the line-to-line dielectric constant decreased with decreasing cure temperature, however it was substantially smaller than the MOSCAP dielectric constant for a given cure temperature, suggesting that the density of HSQ film gaps was lower than that on an open field. However, since the HSQ may have less mechanical strength than dense silicon dioxide, dense silicon dioxide may be used in the open field areas, while porous silicon dioxide remains between interconnect lines. Furthermore, the top silicon dioxide layer and metal interconnect sidewalls could provide a barrier (confinement) for the porous silicon dioxide.

Now referring to Figure 11, contact vias 24 are patterned and etched through silicon dioxide layer 18 to interconnect lines 14 according to conventional techniques. One advantage of the invention is that conventional contact/via etches may be used while achieving a shorter RC delay time. This is due to the fact that dense silicon dioxide layer 18 remains

where vias are desired, but low-density, porous silicon dioxide is used in the space between adjacent interconnect lines which has the effect of reducing the RC time constant for the lines. Finally, a metal layer is deposited and etched to fill vias 24, resulting in the structure of Figure 2.

After formation of the structure of Figure 2, the process may be repeated to form additional metal interconnect layers, as shown in Figure 12. Typically, three or four such metal interconnect layers may be formed. However, the invention is equally applicable to devices having only single or double metal interconnects as well as those having more than four levels of interconnect lines.

Referring to Figure 13, flowable oxide 16 is cured at 400° C for one hour. The flowable oxide 16 is etched away in 10 seconds by a standard staining solution (a mixture of NH_4F and acetic). The flowable oxide 16 between the lines 17-19 is less dense, and therefore has a higher etch rate than the flowable oxide in open field areas. The material is estimated to contain at least 20% porosity, which reduces the dielectric constant of silicon dioxide to less than 3.3.

Referring to Figure 14, while the flowable oxide 16 is cured at a higher temperature 700° C, again the flowable oxide 16 between lines 11-15 is less dense than the oxide in open field areas 21. The oxide 16 is etched away in 10 seconds in the standard staining solution. However, the material cured at a higher temperature is less porous. The porosity is estimated to be about 10% in flowable oxide 16. Figure 10 also depicts a protective cap layer 18 and the a lower layer of material 20.

In addition, Figures 15 and 16 show the high frequency response up to 1 GHz of this new porous interlayer dielectric (300 degrees Celsius cured). Figure 15 is a polar plot of the reflection coefficient (Smith chart) from a comb structure, showing that the structure behaved as a nearly ideal capacitor with a very small metal series resistance. Figure 16 shows the extracted admittance (after de-embedding of pads) as a function of frequency. The slope of admittance is the capacitance of the structure, which was constant from 1 MHz to 1 GHz, indicating that no absorption or reaction of the dielectric occurred in the range.

Another method to further reduce the dielectric constant of Hydrogen Silsequioxane (HSQ) spin-on glass is using a resin with a lower molecular weight. The lower molecular weight material has more hydrogen ligand, and forms a less dense film. The material with a higher molecular weight has less hydrogen ligand and is denser because the cage structure often collapses. The lower molecular weight HSQ has more hydrogen attached to the cube, and therefore the resultant film has a higher porosity as depicted in Figure 16. The current HSQ product of Dow Corning™ has an average molecular weight of 10000 amu.

The loss of the hydrogen ligand could result in a direct Si-Si bond as shown in figure 17 or a collapse of the cage structure. Either result would reduce the porosity of the final film.

While the preferred embodiment was described with definite porosity percentages, methods exist to change the porosity of low dielectric material. It is to be understood that various modifications to the process of producing the low dielectric material and its varying porosity is encompassed in the invention. For example, cross referenced application TI-19072 describes various methods to vary the porosity of low dielectric material. For instance, variation in curing temperature, PH value, viscosity (changed by diluted low dielectric material), and ambient atmosphere (e.g. vacuum, N_2 , oxygen) can modify the porosity of the low dielectric material.

In addition, the density difference between the gaps and the open fields can be further increased by a leaching etch, which etches the more porous material in the gaps faster than the less porous material in the open fields. For example, the leaching etch could be accomplished by making a hole in the material and injecting gaseous HF into the hole to increase the porosity. Furthermore, other methods to increase the porosity in the dielectric material between the gaps are discussed in cross-referenced applications TI-19179 and TI-19305.

While this invention has been described with reference to illustrative embodiments, this description is not intended to be constructed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the inventions, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.

Claims

1. A method of making an interconnect layer in a semiconductor device with a reduction in line-to-line capacitance, comprising:

- a. forming semiconductor elements on a semiconductor body;
- b. coating a dielectric layer over the semiconductor body and said semiconductor elements;
- c. baking said dielectric layer; and
- d. planarizing said dielectric layer.

2. The method of Claim 1, wherein said method further includes curing said dielectric layer at an elevated temperature to form a dielectric between closely spaced semiconductor elements which is less dense than said dielectric between

relatively farther spaced semiconductor elements and in which said dielectric between said closely spaced semiconductor elements has a dielectric constant of less than 3.7.




- 5 3. The method of Claim 2, wherein said curing includes curing in a furnace at a temperature in a range of 200° C to 700° C.
4. The method of Claim 1, wherein said method further includes depositing a oxide liner by plasma deposition over said semiconductor elements and below said dielectric layer.
- 10 5. The method of Claim 1, wherein said baking is by a hot plate at a temperature in a range from room temperature to 500° C.
6. The method of Claim 2, wherein said curing is at a temperature is less than 400° C.
- 15 7. The method of Claim 1, wherein said method includes forming a moisture resistant cap material above said dielectric layer.
8. The method of Claim 1, wherein said method further includes removing said dielectric layer over said plurality of semiconductor elements and in open areas in said semiconductor body.
- 20 9. The method of Claim 1, wherein said planarizing includes chemical mechanical polish.
10. A method of making an interconnect layer in a semiconductor device with a reduction in line-to-line capacitance, comprising:
 - 25 a. forming interconnect lines on a semiconductor body with a first and a second of said lines being spaced at less than one and one-half line width and with a third line being spaced from said second line by at least three line widths;
 - b. coating a dielectric layer over said semiconductor body and said plurality of interconnect lines; and
 - 30 c. baking said dielectric layer.
11. The method of Claim 10, wherein said method further includes curing said dielectric layer at an elevated temperature to form a dielectric between said first and second lines which is less dense than said dielectric between said second and third line and in which said dielectric between said first and said second lines has a dielectric constant of less
 - 35 than 3.7.
12. The method of Claim 11, wherein said curing includes curing in a furnace at a temperature in a range of 200° C to 700° C.
- 40 13. The method of Claim 10, wherein said method further includes etching said dielectric layer to decrease the density of the dielectric between said first and second lines.
14. The method of Claim 10, wherein said forming a dielectric layer includes spinning on said dielectric layer.
- 45 15. The method of Claim 10, wherein said method further includes removing said dielectric layer over said plurality of interconnect lines and in open areas in said semiconductor body.
16. The method of Claim 10, wherein said method further includes forming a silicon dioxide layer over said plurality of interconnect lines and said dielectric layer.
- 50 17. The method of Claim 16, wherein said method further includes forming contact vias through said silicon dioxide layer and dielectric layer to the plurality of interconnect lines.
18. The method of Claim 10, wherein said baking is at a temperature in the range from room temperature to 500° C.
- 55 19. The method of Claim 11, wherein said curing is at a temperature less than 400° C.
20. The method of Claim 10, wherein said method includes forming a moisture resistant cap material above said dielectric layer.

21. A method of making an interconnect layer in a semiconductor device with a reduction in line-to-line capacitance, comprising:

- a. forming semiconductor elements on a semiconductor body;
- b. depositing an oxide liner by plasma deposition over said semiconductor elements;
- c. spin-coating a dielectric layer over said oxide liner;
- d. baking said dielectric layer by a hot plate at a temperature in a range from room temperature to 500° C;
- e. forming a moisture resistant cap material above said dielectric layer; and
- f. planarizing said moisture resistant cap material by a chemical mechanical polish.

22. The method of Claim 21, wherein said method further includes curing said dielectric layer at an elevated temperature to form a dielectric between closely spaced semiconductor elements which is less dense than said dielectric between relatively farther spaced semiconductor elements and in which said dielectric between said closely spaced semiconductor elements has a dielectric constant of less than 3.7.

23. The method of Claim 22, wherein said curing includes curing in a furnace at a temperature in a range of 200° C to 700° C.






FIG. 4




FIG. 7




FIG. 8




FIGURE 5




FIGURE 6




FIGURE 10






FIGURE 9






Figure 13




Figure 14




FIGURE 15




FIGURE 16

FIGURE 17




FIGURE 18



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 95 10 8196

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
P,A	SYMPOSIUM ON VLSI TECHNOLOGY. DIGEST OF TECHNICAL PAPERS, HONOLULU, JUNE 7 - 9, 1994, no. SYMP. 14, 7 June 1994, INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, page 73/74 XP000498589 SHIN-PUU JENG ET AL: "A PLANARIZED MULTILEVEL INTERCONNECT SCHEME WITH EMBEDDED LOW-DIELECTRIC-CONSTANT POLYMERS FOR SUB-QUARTER-MICRON APPLICATIONS" * the whole document *	1,10,21	<div>TECHNICAL FIELDS SEARCHED (Int.Cl.6)</div>
T	EP 0 689 246 A (TEXAS INSTRUMENTS INC) 27 December 1995 * page 2, line 17 - line 35 *	1-21	
A	FUJITSU-SCIENTIFIC AND TECHNICAL JOURNAL, vol. 28, no. 3, 1 January 1992, pages 385-392, XP000323906 SHUN-ICHI FUKUYAMA ET AL: "POLYSILOXANE AS AN INTERLEVEL DIELECTRIC FOR VLSI FABRICATION"		
A	JOURNAL OF THE ELECTROCHEMICAL SOCIETY, vol. 137, no. 10, 1 October 1990, pages 3223-3229, XP000159783 OIKAWA A ET AL: "POLYSILPHENYLENESILOXANE RESIN AS AN INTERLEVEL DIELECTRIC FOR VLSI MULTILEVEL INTERCONNECTIONS"		
A	EP 0 021 818 A (FUJITSU LTD) 7 January 1981		
The present search report has been drawn up for all claims			
Place of search BERLIN		Date of completion of the search 28 July 1997	Examiner Le Minh, I
<div>CATEGORY OF CITED DOCUMENTS</div> <div> X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document </div>			



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 95 10 8196

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	US 5 312 512 A (ALLMAN DERRYL D J ET AL) 17 May 1994	1,4,5,7,9,21	H01L21/768 H01L21/316
Y	* column 2, line 64 - column 4, line 7; figures 1-8 *	10,14,18,20	H01L23/532 H01L23/522
A	---	2,3,6	
Y	US 5 119 170 A (IWAMATSU SEIICHI) 2 June 1992	10,14,18,20	
	* column 1, line 16 - line 37; figure 1 *		
A	---		
	US 5 003 062 A (YEN DANIEL L) 26 March 1991	1-7,10-12,14,18-23	
	* column 3, line 30 - column 4, line 23 *		
	* column 5, line 43 - column 6, line 56; figure 3 *		
T	---		
	1995 SYMPOSIUM ON VLSI TECHNOLOGY. DIGEST OF TECHNICAL PAPERS, KYOTO, JUNE 6 - 8, 1995,	1-21	
	no. SYMP. 15, 6 June 1995, INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, page 61/62 XP000580830		
	HENG S -P ET AL: "HIGHLY POROUS INTERLAYER DIELECTRIC FOR INTERCONNECT CAPACITANCE REDUCTION"		
	* the whole document *		
P,A	---		
	PROCEEDINGS OF THE SPIE, vol. 2335, 20 October 1994, pages 2-11, XP002019336	1,10,21	
	JAIN M K ET AL: "CHEMICAL MECHANICAL PLANARIZATION OF MULTILAYER DIELECTRIC STACKS"		
	* the whole document *		

	-/--		
The present search report has been drawn up for all claims			
Place of search		Date of completion of the search	Examiner
BERLIN		28 July 1997	Le Minh, I
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone		T : theory or principle underlying the invention	
Y : particularly relevant if combined with another document of the same category		E : earlier patent document, but published on, or after the filing date	
A : technological background		D : document cited in the application	
O : non-written disclosure		L : document cited for other reasons	
P : intermediate document		& : member of the same patent family, corresponding document	

EP 0 701 277 A3 (1997.07.28)

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 701 277 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
01.10.1997 Bulletin 1997/40

(51) Int. Cl.⁶: H01L 21/768, H01L 21/316,
H01L 23/532, H01L 23/522

(43) Date of publication A2:
13.03.1996 Bulletin 1996/11

(21) Application number: 95108196.7

(22) Date of filing: 29.05.1995

(84) Designated Contracting States:
DE FR GB IT NL

(30) Priority: 27.05.1994 US 250137
23.05.1995 US 448069

(71) Applicant:
TEXAS INSTRUMENTS INCORPORATED
Dallas Texas 75265 (US)

(72) Inventor: Jeng, Shin-Puu
Plano, TX 75075 (US)

(74) Representative: Schwepfinger, Karl-Heinz, Dipl.-
Ing.
Prinz & Partner,
Manzingerweg 7
81241 München (DE)

(54) Interconnection method using a porous insulator for line to line capacitance reduction

(57) An interconnect structure and method is described herein. First, interconnect lines 14a-d are formed on a semiconductor body 10. Then, a dielectric layer 20 is coated over the semiconductor body and the interconnect lines 14a-d to a thickness sufficient to more than fill the gaps between adjacent interconnect lines. The dielectric layer 20 is baked and then cured at a elevated temperature greater than the baking temperature. By using baking, then curing, the dielectric layer 20 inside the gaps has a lower density than that above interconnect lines and that in open fields. The removal of dielectric layer from the top of the interconnect lines by etchback is optional. Finally, a layer of silicon dioxide

12 is deposited over the interconnect lines 14a-d and the dielectric layer 20. In one embodiment, contact vias 11 are then etched through the silicon dioxide 12 and dielectric layer 20 to the interconnect lines 14a-c. Preferably, the dielectric material is spun on. One advantage of the invention is providing a metallization scheme that reduces line-to-line capacitance. A further advantage of the invention is providing a metallization scheme that reduces crosstalk and power dissipation. A further advantage of the invention is providing a dielectric layer between interconnect lines having a lower density and a lower dielectric constant than dense silicon dioxide.




FIG. 2